

Searching PAJ

Page 1 of 2

PATENT ABSTRACTS OF JAPAN

(11)Publication number : 04-313996

(43)Date of publication of application : 05.11.1992

(51)Int.Cl.

H04R 3/12

(21)Application number : 03-004842

(71)Applicant : MITSUBISHI ELECTRIC CORP

(22)Date of filing : 21.01.1991


(72)Inventor : OKINO NOBORU
OSUGA YOSHIHARU
YASHIMA NOBORU

(54) MULTI-AMPLIFIER SYSTEM SPEAKER SYSTEM

(57)Abstract:

PURPOSE: To obtain the multi-amplifier system speaker system realizing high fidelity acoustic reproduction by realizing a flat sound pressure characteristic of a radiation sound from each speaker and a linear phase, eliminating a phase difference and a delay time difference from each radiation so as to make the overall sound pressure characteristic flat.

CONSTITUTION: Each channel is provided with a decimation circuit 1 to decrease a sampling frequency of a digital input signal, a frequency band split circuit 4, a characteristic correction use inverse filter to realize a flat sound pressure characteristic and linear phase characteristic of a speaker unit 3, a delay time correction circuit 8, a D/A converter circuit 5 converting a digital signal into an analog signal, and a voice signal processing circuit connecting a power amplifier 2 and the speaker unit 3 in cascade and each channel is configured in parallel. In the case of an analog voice input signal, an A/D converter and an overall sound pressure characteristic correction circuit are provided to a pre-stage of the decimation circuit.



LEGAL STATUS

[Date of request for examination]

[Date of sending the examiner's decision of rejection]

[Kind of final disposal of application other than the examiner's decision of rejection or application converted registration]

[Date of final disposal for application]

[Patent number]

[Date of registration]

[Number of appeal against examiner's decision of rejection]

- 9
- 10 アンチ・エイリアシング・フィルタ
- 11 D/A変換回路
- 12 結合特性補正用位相補正FIRフィルタ
- 13 結合特性補正用係数発生回路
- 47 帯域分割/逆フィルタ用FIRフィルタ


(6)

特開平4-313996

10


- 47.1 帯域分割/逆フィルタ用係数発生回路
- 47.8 帯域分割/逆フィルタ/遅延補正用FIRフィルタ
- 47.8.1 帯域分割/逆フィルタ/遅延補正用係数発生回路

【図1】




- 1: 1チャンネルの信号
1a, ..., 100: 100チャンネルの信号
2: 1チャンネルの信号
2a, ..., 200: 200チャンネルの信号
3: 1チャンネルの信号
3a, ..., 300: 300チャンネルの信号
- 4: 1チャンネルの信号
4a, ..., 400: 400チャンネルの信号
5: 1チャンネルの信号
5a, ..., 500: 500チャンネルの信号
- 7: 1チャンネルの信号
7a, ..., 700: 700チャンネルの信号
8: 1チャンネルの信号
8a, ..., 800: 800チャンネルの信号

【図2】




6 インターポレーション回路
6a, 6b: インターポレーション回路


【図3】




【図4】




【図5】



【図6】




【図7】




(7)

特開平4-313996

(図7)



(図9)



【手続補正書】

【提出日】平成4年5月12日

【手続補正1】

【補正対象書類名】明細書

【補正対象項目名】図9

【補正方法】追加

【補正内容】

【図9】従来例のブロック回路図である。